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Abstract 
Using micro-crystallized high-κ SrTiO3 on N+-treated TaN, 
very high 28 fF/µm2 capacitance density, low voltage  
linearity (α) of 92 ppm/V2 and small leakage of 3×10-8 A/cm2 
at 2V are beyond ITRS spec of Analog capacitor at year 2018. 
Further improving to 44 fF/µm2 and low α of 54 ppm/V2 are 
obtained for higher speed Analog/RF ICs at 2 GHz.  
Introduction 
To continue the scaling trend, higher capacitance density 
and simplified integration process for MIM capacitor [1]-[4] 
is needed. It is also desirable to use the same high-κ dielectric 
to meet all the Analog, RF and DRAM functions for 
embedded SoC. Previously, we showed the Ir/TiTaO/TaN 
capacitor has high κ value of 45 and high capacitance density 
of 10-23 fF/µm2 [4]. In this paper, we further improve κ to 
147~169 and capacitance density to 28-49 fF/µm2, or 
capacitance-equivalent-thickness (CET) of 1.25-0.70 nm, for 
unified multi-functional SoC. Such large capacitance density 
with low leakage current was achieved by using very 
high-κ SrTiO3 (STO) [5] with formed micro-crystals (3~10 
nm). This small poly grain size is also important to reduce 
variation among devices. In addition, a plasma nitridation was 
applied to bottom TaN that prevents CET degradation by 
forming interfacial TaON during STO post-deposition anneal 
(PDA) or using expensive conductive Ir electrode [4]. For 
Analog ICs, high 28 fF/µm2 density, small quadratic voltage 
non-linearity (α) of 92 ppm/V2 and low 3×10-8 A/cm2 leakage 
current at 2 V are simultaneously measured and beyond all the 
requirements of ITRS at year 2018. For high speed RF ICs, 
very high capacitance density of 44 fF/µm2 and small α of 54 
ppm/V2 at 2 GHz are obtained from the fast decreasing ∆C/C 
mechanism with increasing frequency to GHz [4], [6]. The 
measured 49 fF/µm2 capacitance density or 0.70 nm CET with 
low current also has potential for DRAM and embedded SoC, 
along with Analog and RF functions using simple process.   
Experimental 
The STO MIM capacitors were formed by PVD deposited 
TaN/Ta electrode, STO of ~25-43 nm, PDA O2 treatment at 
400-450oC for 0.5-1 hour, and top TaN electrode. For 
improving bottom interface, the TaN surface was also treated 
by plasma nitridation. The fabricated capacitors were 
measured by precision LCR meter to 1 MHz and HP8510C 
network analyzer to 20 GHz. 
Results and Discussion 
A. Electrical J-V & C-V and material characterizations: 
One possibility to improve the device performance beyond 
TiTaO [4] is to use TiHfO. But as shown in Fig. 1 and Table 1, 
only close performance was obtained. Thus the using binary 
or TiO2-based high-κ is run out of solution, and very high-κ 
above TiO2 is needed. Figs. 2-4 show the C-V, J-V and 
process dependent J of TaN/STO/TaN capacitors formed at 
various conditions. Capacitance density increases from 17 to 
35 fF/µm2 with increasing O2 PDA temperature, while a 
wanted lower leakage current is also obtained. The lower 
leakage at ≤2 V for STO on N+-treated TaN is due to the 
improved Sckottky emission rather than Frankel-Poole current. 
Fig. 5 shows the J-V of STO MIM using the best condition of 
450oC PDA and N+ treated TaN. High capacitance density of 
35-49 fF/µm2 or CET of 0.99-0.70 nm is measured with low 
leakage of 9×10-8-6×10-6 A/cm2. The 0.7nm CET is the target 
of 45nm node DRAM in ITRS. From the XRD in Fig. 6, the 
increasing C value at higher PDA is due to the crystallization 
of STO. The crystallized STO is further confirmed by X-TEM 
shown in Fig. 7, where 3~10 nm grain size, a higher κ of 169 
and improved bottom STO/TaN interface than previous work 
[4] were found for a 35 fF/µm2 density (0.99nm CET). Such 
micro-grained STO is vitally important to reduce device 
variation with thin STO thickness. The good STO/TaN 
interface is also evident from the SIMS profile in Fig. 8, 
where large improvement was obtained by using N+ treatment. 
Thus, it is capable to use the micro-crystallized STO to give 
higher κ and low leakage current simultaneously, which is 
quite different from the large sized poly-grain TiO2 [4].   
B. ∆C/C, α and frequency-dependence: 
For Analog ICs, low ∆C/C is required. Figs. 9-10 are the 
∆C/C-V, TCC and α plot. The ∆C/C is improved by using N+ 
treated bottom TaN and higher PDA temperature. Low α of 92 
ppm/V2 is obtained in 28 fF/µm2 devices with small leakage 
current of 3×10-8 A/cm2 or 5.4 fA/[pF•V] at 2V. These are the 
reported best data and above ITRS spec at year 2018 (C=10 
fF/µm2, α <100 ppm/V2 and leakage< 7 fA/[pF•V]). For RF 
ICs above LCR meter, the ∆C/C-V and α are obtained from 
measured S-parameters and circuit theory derived equation [4], 
[6]. Fig. 11 plots the ∆C/C-V and α to 10 GHz. Very high 44 
fF/µm2 density and low α of 54 ppm/V2 at 2 GHz are obtained 
from the fast decreasing ∆C/C that is due to trapped carriers in 
STO unable to follow the fast AC signal [4]. For the typical 
1pF capacitor at 1V, small leakage current of 0.45 pA is even 
lower than sub-90nm MOSFET. Fig. 12 is the important α and 
1/C plots, since linear ∆C/C coefficient (β) can be canceled by 
circuit design. Exponential decrease with increasing 1/C is 
obtained for all capacitors, and the STO has the fastest 
improving and lowest α than HfO2, Ta2O5 and TiTaO devices 
[1]-[4] at the same CET. Table 1 compares STO MIM device 
with other high-κ capacitors. The excellent device integrity of 
very high capacitance density, small α, low leakage current, 
thin high-κ/TaN interface by N+ treatment, simple dielectric 
process and multi-functions are the merits of STO device. 
Conclusion 
High performance TaN/STO/TaN capacitors are realized. 
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Fig. 2. C-V of TaN/STO/TaN MIM 
capacitors. The 450oC oxidation and 
bottom TaN plasma-Nitridation improve 
both C value and frequency dispersion.
Fig. 3 J-V of 16 to 35 fF/µm2 capacitors at 
various conditions. The lower leakage 
current with N+ treated TaN is due to 
improved defects by SE vs. FP at ≤2V.
Fig.1. J-V and C-V of TaN/TiHfO/TaN 
MIM devices. Reasonable capacitance 
density and leakage current are obtained, 
but only close to previous TiTaO data [4].
Fig 9. The ∆C/C and inserted TCC vs. 
voltage for MIM capacitors with or without  
plasma-nitridation on bottom TaN. 
Fig 8. SIMS of STO/TaN with or w/o N+
treatment on bottom TaN. Significant 
improvement with less Sr diffusion is 
obtained using N+ treatment.
Fig 7. X-TEM STO/N+-treated-TaN. Little 
STO/TaN interface layer and top enlarged 
micro-crystallized STO (3~10nm poly-grain) 
gave 35 fF/µm2 density and high κ of 169.
Fig.10. The α, TCC and CET as a function 
of various treated MIM capacitors. The 
high oxidation temperature and N+-treated 
TaN improve the α, TCC and C. 
Fig 12. The ∆C/C with 1/C plot. The 
exponential decrease with increasing 1/C 
is important for design the capacitor to 
meet different applications.
Fig. 11. Frequency-dependent capacitance 
density, ∆C/C and α for 44 fF/µm2 devices. 
The fast decreasing ∆C/C and α is the 
merit for MIM operated at RF frequency.
Fig. 4 Summarized C-V and J-V of 
TaN/STO/TaN MIM capacitors. The 
higher oxidation and plasma-nitridation 
largely improve the device performance.
Fig. 6. The XRD of STO dielectric after 
400-450oC O2 oxidation. Crystallization 
of STO was found at 450oC O2 PDA.
Fig. 5. J-V plot of 35-49 fF/µm2
TaN/STO/TaN capacitors with plasma-
nitrided bottom TaN and 450oC O2 PDA. 
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Table 1. Comparison of various high-κ capacitors. The TaN/STO/TaN capacitor shows the best performance beyond ITRS roadmap at 2018. 
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